
#### Field Programmable Gate Array

#### What is FPGA?



# **XGP** Simulator



# FPGA

- Programmable (= reconfigurable) Digital System
- Component
  - Basic components
    - Combinational logics
    - Flip Flops
  - □ Macro components
    - Multiplier (large combinational logic)
    - Random Access Memory (Large Density)
    - Read Only memory (Large Density)
    - CPU
  - Programmable Interconnection
  - Programmable Input/Output circuit
  - Programmable Clock Generator


# What is Combinational Logic?



A, B, C, D, f, g are all binary signal.


- If output f, g are function of only inputs (A, B, C, D) then the circuit is combinational circuit.
- In another word, output signal is determined by only the combination of input signals.
  - $\Box f = func1(A, B, C, D)$
  - $\Box g = func2(A, B, C, D)$
- Combinational logic does NOT include memories such as Flip-Flops.
- Combinational logic can be constructed by just primitive gates such as NOT, NAND, NOR, etc. (But no feedback loop)

#### Combinational Logic realization - gates -




- There is no signal loop in the circuit.
- In combinational logic, signal loop is prohibited since the loop makes states (Memory).
- Function is not configurable.

#### Combinational Logic realization - Table -





• Function is configurable by storing the TABLE values.

#### **Clocked D LATCH**




- 1 bit memory by NOR cross-loop
- When CLK=1, Q = D, /Q=not(D)
- When CLK=0, Q holds previous data.







#### Master-Slave D Flip-Flop




- 2 LATCHES in series
- Still work as 1 bit memory


**CIRCUIT SYMBOL:** 

- CLK edge Trigger Operation
- Most commonly used memory element in the state-of-the-art synchronous Digital Design.
- Q only changes CLK edge (once in one cycle).







# Digital System is just FF + CLs



- FPGA supports such digital circuit with configurability.
- FPGA's basic element




# **Example of Circuit Synthesis**






#### Field Programmable Gate Array

### XILINX XC3000 Family I/O




- Electronic Static
   Discharge Protection
- CMOS, TTL input
- Registered /Non Registered I/O

## XILINX XC3000 Family CLB




- CLB: Configurable Logic Block
- Look-up table for combinational logic
- D-Flip-Flops
- Look-up Table = RAM

## XILINX XC4000 Family CLB




 Two Stage Look-up Table

#### XILINX VIRTEX FAMILY ARCHITECTURE




- CLB: Configurable Logic Block
- Many 4Kbit RAM BLOCK RAM
- DLL (Delay-Locked Loops) to provide controlled-delay clock networks
- Multiplier (18b x 18b) Macro also supported (not in figure)

# XILINX VIRTEX FAMILY CLB



- CLB: Configurable Logic Block
- Many 4Kbit RAM BLOCK RAM
- DLL (Delay-Locked Loops) to provide controlled-delay clock networks

# XILINX VIRTEX FAMILY I/O




- Electronic Static
   Discharge Protection
- CMOS, TTL input
- Registered /Non Registered I/O

# ALTERA CPLD

Complex Programmable Logic Devices


- Altera uses less routing resource than Xilinx
- Altera's Logic Array Block (LAB) is more complex than Xilinx's CLBs. Then fewer LABs in on chip than Xilinx's CLBs.

#### ALTERA FLEX8000 ARCHITECURE




 Each LAB has eight LEs (Logic Elements).

#### ALTERA FLEX8000 Logic Element (LE)



CARRY, CASCADE signals


#### ALTERA APEX 20K ARCHITECTURE



- MANY RAMs
- Large Number Input combinational logic such as Multiplier
- Phase Locked Loop for Advanced Clock generation

# How to Design your Digital System using Hard-Macro Blocks

• White Blocks might be available (Hardware pre-designed Blocks)



#### Hardware Description Languages (HDLs)

- HDL is a software programming language used to model the intended operation of a piece of hardware.
- Two level of modeling
  - □ Abstract behavior modeling
  - Hardware structure modeling: Input to Circuit Synthesis
- Two kinds of Language
  - VHDL: Very High Speed Integrated Circuit hardware description language
    - Similar to Pascal Programming language
  - □ Verilog HDL:
    - Similar to C Programming language

# HALF\_ADDER example

#### VHDL

library IEEE; use IEEE.std\_logic\_1164.all;

entity HALF\_ADDER is port ( A, B : in std\_logic; S, C : out std\_logic ); end HALF\_ADDER;

architecture STRUCTURE of HALF\_ADDER is begin S <= A xor B; C <= A and B; end STRUCTURE;

#### Verilog HDL

module HALF\_ADDER ( A, B, S, C ); input A, B; output S, C;

assign  $S = A ^ B$ ; assign C = A & B; endmodule

# Moving Average Filter by VHDL

library IEEE; use IEEE.STD\_LOGIC\_1164.all; use IEEE.STD\_LOGIC\_ARITH.all;

entity AVG4 is port(CLK : in std\_logic; FMINPUT : in std\_logic\_vector(7 downto 0); AVGOUT : out std\_logic\_vector(7 downto 0)); end AVG4;

architecture RTL of AVG4 is

signal FF1, FF2, FF3, FF4 : std\_logic\_vector(7 downto 0); signal SUM : std\_logic\_vector(9 downto 0);

#### begin

```
-- SHIFT REGISTER

process(CLK) begin

if (CLK'event and CLK = '1') then

FF1 <= FMINPUT;


FF2 <= FF1;

FF3 <= FF2;

FF4 <= FF3;

end if;

end process;
```




-- SUM

SUM <=signed(FF1(7)&FF1(7)&FF1)+signed(FF2(7)&FF2(7)&FF2) +signed(FF3(7)&FF3(7)&FF3)+signed(FF4(7)&FF4(7)&FF4);


-- DIVIDE BY 4 (SHIFT 2 bit), OUTPUT REGISTER process(CLK) begin if (CLK'event and CLK='1') then AVGOUT <= SUM(9 downto 2); end if; end process;

end RTL;


#### Simulated Waveform



# Synthesized Circuit



# XILINX VP70 FLOORPLAN



2009/12/20